【 Features 】 |
● |
Embedded 32-bit RISC CPU core |
|
- 1.28 DMIPS/MHz (Dhrystone 2.1) performance |
|
- Normal operating mode: 48 MHz, 36 MHz, 24 MHz, 12 MHz. |
● |
Memory: |
|
- Flash memory: 192K bytes (48K x 32) |
|
- SRAM: 12K bytes (3K x 32) |
● |
CPU clock source |
|
- External crystal oscillator 1 MHz ~ 48 MHz |
|
- PLL output up to 48 MHz |
|
- Internal RC oscillator 12 / 24 / 36 / 48 MHz |
|
- External crystal oscillator 32 kHz for RTC counter |
|
- Low speed RC 32 kHz |
● |
Clock Management |
|
- Internal RC oscillator can be calibrated ± 1% with 32 kHz crystal and ± 4% without 32 kHz crystal |
|
- Programmable PLLs and oscillator clock sources |
|
- Independent 32 kHz RC Watchdog Timer (IWDT) |
|
- Start-up via High Speed RC oscillator. |
|
- Window Watchdog timer with system clock |
● |
Power Management |
|
- Low-power management modes (Key Wake up) |
|
- Integrated Power on reset, Low voltage Reset and 8 level low DVDD detector(LVD) |
● |
High-Speed ADC Module (3.3V~2.4V) |
|
- 10-bit resolution with 1 Successive Approximation Register (SAR) converters (1M SPS) |
|
* ±1 LSB accuracy at 3.0V |
|
- Up to 12 input sources (one dedicated for temperature sensor) |
|
- Vref = 1.25V / 2.5V |
|
- Temperature Sensor (±3℃) |
● |
Up to 12 16-bit timer with IC/OC/OCN/PWM |
● |
DMA: ADC, I2C(x8), UART(x4), TIMER(x12), SPI(x4) |
● |
5V-input-torlence Tri-state I/O structure. 16 External Interrupt Input (IRQ), 16 Powerdown IO Wake up. |
● |
Communication interface |
|
- Up to 7 I2C bus included 1 multi-master I2C bus up to 400 kHz (1 MHz) |
|
- Up to 4 master/slave SPI up to 24 MHz |
|
- Up to 4 UART up to 1.5Mbps |
● |
PWM up to 12 channels. |
● |
Support built-in ISP & ICE mode (2-wire JTAG mode) |
● |
Flash memory read out protection |
● |
Power Consumption |
|
- Active Mode: 650 uA/MHz. |
|
- Standby Mode: less than 6uA |
● |
Operating Conditions: |
|
- 2.0V to 3.6V, -40oC to +85oC. |
● |
ESD protection HBM > 4KV, MM > 400V |
● |
Package type: LQFP64, LQFP100 (0.5 mm) |