【 Features 】 |
● |
Embedded 32-bit RISC CPU core |
|
-Operating frequency up to 192MHz |
|
-2.41 DMIPS |
|
-Boot from external serial flash |
|
-DSP instruction set |
|
-Internal 32KB DLM |
|
-Internal 128KB ILM |
|
-AXI to APB bridge |
● |
Memory |
|
-External serial flash up to 128M bits |
|
-640KB optimized internal frame buffers |
● |
Down sampling scaler with flexible scaling ratio (1 ~ 6) |
|
-Bilinear method |
● |
Image mask (5x5 and 1x5) with user-defined coefficients |
● |
Grid remap |
● |
Perspective |
● |
Optical flow |
|
-Lucas-Kanade (LK) optical flow algorithm |
● |
Features from accelerated segment test (FAST) corner detection |
● |
Connected component labeling (CCL) |
● |
Histogram 1D/2D calculation with polygon shape (MAX2D) |
● |
Optimized OpenVX engine |
● |
Sum of absolute differences (SAD) |
● |
Video inputs: |
|
-ITU-601 / ITU-656 / ITU-1120 YUV |
|
-Video formats: 720x480, 720x576, 1280x720p, 1920x1080p (30FPS) |
● |
Video outputs: |
|
-ITU-601 / ITU-656 / ITU-1120 YUV |
|
-Video formats: 720x480, 720x576, 1280x720p, 1920x1080p (30FPS) |
|
-Analog CVBS output with internal video encoder (VDEN) |
● |
B/W stretch and histogram (YTUNE) |
● |
Brightness & contrast adjustment (BCA) |
● |
On screen display (OSD) |
● |
HD to SD resolution conversion |
● |
Frame buffer display (FB_DISP) |
● |
Communication interfaces |
|
-1 master/slave mode I2C interfaces up to 400 kHz |
|
-1 master/slave SPI up to 12 MHz |
|
-2 full-duplex UART up to 1.5 MHz |
|
-1 CAN bus up to 1 MHz |
|
-Interface for ISP and ICE |
● |
Timer with 16-bit prescaler |
● |
GPIO with configurable input / output direction and pull-up / pull-down resistor |
● |
Window watchdog timer (WWDT) |
● |
2 PWM |
● |
CPU clock source |
|
-External crystal oscillator 20 MHz to 27 MHz (built-in PLL) |
● |
Operating temperature range: -40℃ to +105℃ |
● |
Package type: |
|
-VFBGA 112-ball (8 x 8 mm) |
|
-LQFP-128 |